That is a Particular method of examine cycle implicitly tackled to your interrupt controller, which returns an interrupt vector. The 32-bit handle discipline is overlooked. A single possible implementation is always to generate an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. Examine the legal rights https://nathanlabsadvisory.com/nist-800-171/